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Abstract 
Considerations relative to the selection and use of four computer programs for 
the simulation of electronic circuits (CIRCUS, ECAP, MTRAC, and SCEPTRE) 
are discussed. Various aspects of the analysis are considered, including versatility 
and simplicity of input, integration methods, and semiconductor modeling. A 
comparison of the programs and their pertinent operating characteristics is made 
in terms of the analysis of a single circuit by each of the programs under consid- 
eration. Specific results relative to computational speed are presented. Differences 
between the semiconductor models is presumed to be the dominant reason for 
differences in the numerical values obtained for the node voltages. The computer 
times required for this problem are summarized. For each program, the load, 
execution, and simulation times are listed from the actual computer run. On the 
basis of the ratio of simulation time to execution time, MTRAC is the most effec- 
tive of the programs; CIRCUS is the least effective by a factor of nearly 300. The 
execution time is extrapolated to estimate the time required to complete 75 X s 
of simulation time; on this basis, SCEPTRE would require 3 h, and CIRCUS 
would require almost three times that long. 
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Operating Characteristics of Computer Programs 
for Nonlinear Transient Analysis 
1. Introduction 
Computer analysis of electronic circuits is a tool that 
can be used to good advantage in design, reliability, and 
systems engineering. The Systems Division of JPL pro- 
vides programming and computer services for this pur- 
pose to the Laboratory. To have not only the most 
versatile but the most efficient programs available, a 
survey and comparison of contemporary programs has 
been undertaken, the results of which are described 
herein. 
The current survey was restricted to nonlinear tran- 
sient analysis programs. After a preliminary screening, it 
was decided to restrict the survey to the ECAP, CIRCUS, 
SCEPTRE, and MTRACl (or TRAC) programs. The 
exclusion of NET-1 and the GENERAL NETWORK 
ANALYSIS PROGRAM was necessary because of 
computer-system incompatibilities, 
Surveys of computer programs for network analysis 
appear frequently in the literature. Attempting to provide 
complete coverage of the subject required many of the 
'The TRAC program was originally the work of Autonetics, Inc. 
Stanford Research Laboratories developed the M version from the 
Autonetics original and renamed it MTRAC. 
papers to be limited to a rather cursory discussion of 
the program details. The purpose of this survey is to 
provide in-depth information, but only on the most pop- 
ular programs. The information presented herein is in- 
tended to aid the engineer in selecting a program for his 
particular application. The topics discussed are the * 
mathematical methods of analysis, component models, 
semiconductor models, circuit data preparation, and 
results. The discussion is carried out in terms of the 
analysis of a test circuit by each of the programs under 
considera tion. 
I I .  Methods of Analysis 
Two distinct methods of analysis are used by these 
programs. The MTRAC and ECAP programs use a nodal- 
solution matrix method, whereas CIRCUS and SCEPTRE 
use a state-variable method. For an illustration of these 
methods, the circuit shown in Fig. 1 will be referred to 
in the paragraphs that follow. 
A. The Nodal Method 
The nodal method requires that the current and volt- 
age relationships for each element (see Fig. 1) be written 
in diff erence-equation form. The difference equations 
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Fig. 1. Circuit used for nodal-method example 
used in the International Business Machines (IBM) 7094 
ECAP program2 are as follows: 
Capacitors : 
Inductors: 
Resistors : 
The subscripts tn and tn - 1 are used to designate the 
values of the variables at the end of the nth and n - 1st 
step sizes, respectively. 
Equations are then written for the current summation 
at each node. The difference equations are then sub- 
stituted. 
‘Hogsett, G.  R., and Nieswanger, D. A., “7090/7094 ECAF”’ (inter- 
office memorandum ), IBM-L.A. North/O62, Los Angeles, Calif., 
June 1965. Also, see the Bibliography for documentation of com- 
puter programs. 
The resulting equations are then arranged in matrix 
form: 
I (-g) ($+E+$)  (‘+LE) R, 2L (2) [ ::] 
+ [ 1 I z L n - i  + ?IEn 0 
The TRAC and ECAP programs differ in that TRAC 
avoids the numerical differentiation used by ECAP to 
determine the capacitor current. In MTRAC, the basic 
differential equation 
is rearranged and solved by integration: 
(see Eq. 1). 
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All terms in TRAC are then consistent, giving exact 
results for constant dI/dt. The version of ECAP used 
by TRW Systems also incorporates the improved capaci- 
tor model3 
N1 N2 
B. The State-Variable Method 
The state-variable formulation results in the least num- 
ber of differential equations for the representation of a 
specific circuit. The number of equations is equal to the 
order of complexity of the circuit. In a passive circuit, 
this complexity is equal to the number of reactive ele- 
ments less the number of inductor cut-sets and capacitor 
loops. 
A tree for the network must be formed that includes 
all of the nodes, but closes no loops. The double lines in 
Fig. 2 indicate the tree portion of the network. 
The tree is drawn so as to include all capacitors, some 
of the resistors, but none of the inductors. (To achieve 
such a tree, SCEPTRE and CIRCUS do not allow circuits 
that contain inductor cut-sets or capacitor loops.) Equa- 
tions are then written for the capacitor currents and 
inductor voltages. The objective of this method is to 
derive circuit equations in the form of a set of first-order 
differential equations, as shown below, where VL is 
given by 
- V, = L a  =Vc + Vn + E at 
d-IL Rz v c  1 -- - - - Iz  + - + - E  dt L L L ’  
and VG is given by 
d v C  - I ,  = --I, +Is = -c- at 
using the I, and Vo terms as variables (that is, the state 
variables). In this example, the general form 
3 H a ~ ~ ,  B. A., Williams, G. J., and Jurkovich, F. F., “Summary of 
ECAP Revisions” and other interoffice correspondence, TRW Sys- 
tems, Inc., Feb.-Oct. 1967. 
- NETWORK TREE 
Fig. 2. Circuit used for state-variable method example 
is obtained when the variables Vc and I, are eliminated 
from the first and second equations, respectively. After 
rearranging, we have 
- l = i  
+ 
Ri + Rz 
RIL 1 
E 
Il l .  Integration Procedure 
In the MTRAC program, the transient solution is ob- 
tained by first filling the matrices with numerical values 
based on calculations using the current value of At (step 
size). Then a number of iterations are made to obtain a 
solution to the resulting set of nonlinear equations. If 
convergence cannot be achieved, the At is reduced and 
the process is restarted. 
In the ECAP program, the process is similar to that for 
MTRAC except that continuous nonlinearities are not al- 
lowed as they are in MTRAC. Nonlinearities are incorpo- 
rated into an ECAP problem by means of “switch 
statements. Should a “switch” (a test of branch current 
direction) be activated, the time of switching is accurately 
determined, an appropriate change in an element value 
is made, and the solution is restarted. Step-size control 
is not automatic in ECAP. 
The SCEPTRE and CIRCUS programs both perform 
integration on the system of equations. A modification of 
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the exponential method is used by CIRCUS; SCEPTRE 
permits the user to select either exponential, Runge- 
Kutta, or trapezoidal integrators as part of the problem 
input. The exponential method is recommended in the 
SCEPTRE user’s manual for circuits with widely sep- 
arated time constants. The step size taken by these 
integration methods varies as the smallest local time 
constant of the network. Nonlinear matrix A is updated 
at each step of the integration by a sequential calculation 
based on the state variables. 
In the CIRCUS program, the only nonlinear elements 
allowed are diode junctions. More complex semiconduc- 
tor models have been incorporated into the program by 
the use of diode junctions and dependent generators. 
Diode junctions, as characterized by Ebers and Moll, 
are nonlinear in junction conductance and capacitance; 
thus, 
CD CJ = 
(1 - z)n 
c--- v, - 
I I- 4 w  
cJ 
The independent variable for both equations (VJ) is 
a state variable. This fact allows the nonlinearities to 
be updated without a simultaneous solution of the circuit 
equations. As a consequence, diode junctions without the 
associated junction capacitance cannot be implemented 
by this procedure. 
A much larger class of nonlinearities is allowed by 
SCEPTRE. However, because the nonlinear elements 
are updated by a sequential rather than a simultaneous 
equation-solution process, a number of subtle restrictions 
are placed upon the user. At each step size, the inde- 
pendent variable of the nonlinearity must be obtainable 
by sequential calculation from a state variable. Although 
there are exceptions, the user is cautioned by the 
SCEPTRE user’s manual to use state variables to define 
nonlinearities. This condition is violated if the user speci- 
fies a diode nonlinearity without a diode-shunt capaci- 
tance. The SCEPTRE solution must use the diode voltage 
from the previous step size because there is no provision 
to solve for the diode voltage. The resulting error is 
dependent upon the steepness of the nonlinearity and is 
not easily assessed. 
All junctions are thus required to have capacitances 
associated with them to avoid this problem (called a 
“computational delay”). Because forward-biased junctions 
typically have short time constants, there will always be 
a number of small local time constants. These small time 
constants will result in small integration step size and a 
relatively large number of calculations, particularly for 
simulation times much larger than the local time constants. 
IV. Component Models 
The SCEPTRE program accepts only elementary 
branches as component models. Every branch is user- 
specified and consists of an R, L, C, E, J, or M. A minor 
exception occurs in the M statement for a transformer 
because it defines a leakage inductance that is not explicit 
in the data. Each of these elements may be defined as a 
constant or as a function of other circuit variables. This 
feature is not available in any of the other programs. 
The user may construct and store a model by the inter- 
connection of one or more circuit elements. It may be 
called out as a whole whenever the user requires it. In 
Table 1, a model for transistor 2N29074 is written in the 
MODEL DESCRIPTION portion of the program. In this 
model, cards 4 through 8 are constant-value resistors 
and cards 9, 10, and 24 describe capacitor CE as follows: 
CE=- 6*4 + 4 x 104 + 9.7 x 10-6) (0.8 + VcE)0.38 
where 
VcE = voltage across capacitor CE 
J E  = current of generator JE 
4This is not a limiting complexity for SCEPTRE, but rather corre- 
sponds to the equations in the user’s manual. 
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Table 1. SCEPTRE input listing 
IOOEL DESCRIPTION 
MODEL 2N2907 (TEMPI (E -6 -C)  
ELEMENTS 
REIE - E l =  6.50407E-04 
R I r E I - B I =  2.00000E 03 
RNsCI-BIs 2.3557GE 0 6  
R C t C  - C I S  1.00000t-03 
RBIB -81. 2.84U4lE-02 
CEIBI-EI=EQUATION C i 6.r309iE 00, 8.00000E-01,VCE, 
3.80000E-OIr 4.03397E O1,JEv 9.73569E-061 
3.80000E-01, 3.45748E 021JC9 1.94718E-051. 
CC,BI-CI=EQUATION c i 6 .43091~  0 0 ,  8.onnox-o i ,vcc9  
JE.BI-EI=OIOOE EQUATION i 9.73589E-06. 2.17130~ 01) 
JCIBI-CI=OIODE EQUATION ( 1.94718E-05, 2.53333E 01) 
JN~CI-BI=EQUATION a (TABLE A i JE),JE) 
JIvE1-811 4.93171E-Ol*JC 
OUTPUTS 
PC,PB*IRB,IRCsPW~PLOT 
PW=EQUAlION P ~VRCIVRNIVRI,VREIVRB.IRCIIRC~IRB) 
PC=EQUAT I ON S ( VRC rVRN,VRI rVRE I 
PBiEGiiAT i ON S (0 .0 ,VRG 9 V R I  ,\'RE) 
DEFINE0 PARAMETERS 
FUNCTION5 
EQUATION C ( A , G . C ~ D ~ ~ r F , G l = i A / i ~ - ~ l ~ ~ C t E ~ ~ F t ~ l )  
EQUATION P ( A I B , C ~ D I E , F I G I ~ I L A + B - C - - O ) ~ F + ~ ~ - C - O ) ~ ~ G I  
EQUATION S (A,B.CsDl=(A+B-C-C) 
EQUATION 6 (AsB)=(A*BI 
TABLE A 
.OCCOOE-39r 9.86343E-019 
1.00000E-Olr 3.86842E-01, 
i.60000E Obr S.90035E-Glr 
1.00000E 01, 9.90099E-019 
1.50000€ 02s  9.90059€-01~ 
5.00000E 02. 9.8039LE-Olr 
1.00000E 0 3 ,  9.80392E-01. 
2.00000E 03s  9.80392E-01. 
8.00000E 039  7.80392E-01 
4 .0oooo~ 03, ~ . ~ ~ o ~ x E - o I ,  
MODEL 1NY14 (TEMP ) ( A - C  1 
ELEMENTS 
RC $1 -C = ,002 
CA r A  -1 =EOUATIOEI C (24.1 ~0.9iviA,f).5~1b.i r J A 9 i r 4 E - 6 )  
J A  P A  -1 =DIODE EQUATION i2.9E-6r24.1) 
RA rk -1 = 1 4 1  E+3 
IRC,PV.PLOT 
PV =EQUATION S (VKAIVKCI 
EQUAlION C (AIBSC~O,EIF*G ) r i A / i B - C ~ n X O + E I i F + G ) I  
EQUATION S (AIB) =iA+E) 
OUTPUTS 
DEFINED PARAMETEkS 
FUNCTIONS 
CIRCUIT DESChIPTION 
HULTIVIBRAlOH TEbT CIRCUIT 
ELtMENTS 
R 1  9k6 -NZ .i 10. 
Ri! 9N6 -N3 =120. 
R 3  9N4 -N1 10. 
R4 vN6 -14 10. 
R5 rN5 -N1 22. 
C1 rN3  -N2 =500. 
C2 vN4 -N1 =100. 
01 rN2 -N7 =MOOEL 1N914 (TEMPI 
T l  ,NO -N1 -N2 =MODEL 2N2907 i lEMP1 
T2 .NO -N3 -N4 =MCDEL 2N2901 (TEMPI 
E l  rNO -N6 = 15. 
E2 rNO -N5 I- 3.
E3 *NO -N7 =TABLE E3 
OUTPUTS 
P V N ~ I P V N ~ ~ P V N ~ . P V N S , X S T P ~ Z . X S T P N O . P L O T  
E3rPLOT 
TABLE E3 
FUNCTIONS 
9 15.9 
10. , 0.9 
110. , 0.1 
1110. s 15.r 
2000. 9 15. 
EQUATION 5 (AsB.CsD)niA+B-C-O) 
DEFINED PARAMETERS 
PVN2 =EQUATION 5 iE l~O.O~VR1~D.O) 
PVh3 =EQUATION S (Elr0.0.VR210.G) 
PJk4  =tGbATIOk 5 iElrO.O,VR4,0.0) 
PVN5 nEQdA1ION b (tlsO.OvVR4rVR31 
STOP TIME =75.E+3 
RUk C b k T k O ~ 5  
MINIMUM STEP SIZE = 1.E-36 
RUN I N I T I A L  CONDITIONS 
STARTING STEP S I Z E  = I.€-15 
2N2907 1 
2N2907 2 
2N2907 3 
2N2907 4 
2N2907 6 
2N2907 7 
2N2907 9 
21290710 
2N290711 
2N290712 
2N290713 
2N290714 
2N290715 
2N290716 
2N290717 
2N290718 
2N290719 
2N290720 
2N290721 
2N290722 
2N290723 
2 ~ 2 9 0 7  5 
2 ~ 2 9 0 7  a 
2k240724 
2N290730 
2N290731 
2N290732 
2N290733 
2N290734 
2N.290735 
2 k 2 9 C i i b  
21290736 
2 1424 07 3 7 
COIVIPUlLk TIME L I i 4 IT  =500. 
MAXIMubI ? R I N i  P01NlS=175 
Lhb 
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The equation above includes both transition and diffusion 
capacitances. In turn, generator JE is described by 
] E  = 9.7 X exp (0.21 X VJE) 
where V,, is the voltage across generator JE. 
The model is used twice in the CIRCUIT DESCRIP- 
TION portion of the input-for T1 and T2. It is necessary 
to list only the nodes and model designation (as has been 
done on card 2) to use the model. 
The SCEPTRE program calculates only element volt- 
ages and currents; therefore, the user must write expres- 
sions for all auxiliary variables. FORTRAN coding rules 
for these expressions must be followed because they are 
incorporated verbatim into the simulation code. The 
expressions for node voltages, power (PW), collector- 
emitter voltage (PC), and base-emitter voltage (PB) are 
included in this model. 
The CIRCUS program is designed to accept only “ordi- 
narily available” circuit components R, L, C, and K5 
for transformers, diodes, and a number of discrete 
semiconductor-device models, This represents a consid- 
erable simplification over SCEPTKE, both in program 
structure and in ease to the user. The CIRCUS input 
data (Table 2) demonstrate this simplification (only one- 
half as much code is necessary to write in the same 
or j3 (current gain). Also, each branch may have two 
element values. The value used is chosen on the basis of 
the current direction in a designated “switch” branch. 
Arranging a number of “switched” branches allows non- 
linear elements to be realized by step approximations. 
The procedure for implementing step approximations 
is illustrated in Table 3. The first 46 statements have been 
used to construct a transistor model similar to those 
already illustrated for the SCEPTRE and CIRCUS pro- 
grams. Two junction conductances (B12, B16, B20, and 
B24 together with B31, B3, B5, and B7 form one) and 
two diffusion capacitances are represented by four break- 
point approximations. Because ECAP does not have a 
stored model capability, the two transistors (92 state- 
ments) are written as part of the circuit description. 
The MTRAC program generally resembles CIRCUS 
in that the model topology is stored internally; in some 
cases, however, the MTRAC models are considerably 
more complex. In MTRAC, for example, R may be time- 
dependent, L and C may have series and shunt resistors, 
and L may also be current-dependent. Transistor and 
diode models are similar to those of CIRCUS, No de- 
pendent sources or operational amplifiers are available 
in MTRAC or CIRCUS. A core model is included in 
MTRAC that provides a hyperbolic hysteresis loop and 
a nonlinear, magnetomotive-force-dependent, time deriv- 
ative of flux. 
problem)* PARAMETERS corresponds to the One of the differences between MTRAC and the other 
programs is its use of a fixed-input format as opposed to 
the free-field input of CIRCUS and SCEPTRE and the 
quasi-free-field input of ECAP. This is apparent in Table 4, 
in which it should be noted that card number 59010 
designates the transistor type (= 0 for n-p-n), followed 
SCEPTRE MODEL DESCRIPTION (see Table 1) in 
that it contains only the model designation and a param- 
eter list, but no topology is required. Node voltages are 
calculated by CIRCUS and are available for output if 
requested. 
This simplification is accompanied by a decreased 
capability. For example, it is not possible for CIRCUS to 
represent a nonlinear resistor, a saturable inductor, or an 
operational amplifier. 
The ECAP program allows the elementry branches 
R, L, and Cy and transformer M. In addition, each branch 
may include a current generator or voltage source. The 
current generators are allowed to be linearly dependent 
on a branch voltage or current-g, (transconductance) 
Toupling coefficient K = ( M’/LIL~)’’~. 
by the base, collector, and emitter node designations (1,2, 
and G . . . O ) .  The three cards that follow give model 
parameters. Card number 59050 describes the second 
transistor as n-p-n connected to nodes 3, 4, and G. . .O.  
The number one in the fifth field indicates that the 
second transistor has the same model parameters as 
those of the first transistor. 
The MTRAC program has the interesting feature that 
component models remain intact during the simulation; 
that is, the nodal-solution matrix sees only the model 
nodes and not the model elements, This is not true of 
any of the other programs under consideration. 
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Table 2. CIRCUS input listing 
-MULTIVIRRATOH TESi F'HOBLEM- 
DEVICE PARAMETERS 
TRANSISTORI 2N2907r NPN P 
R8r 2.84041E 01. RC. 1.000OCE 00, REI 6.50407E-Cl. 
PHIlr 8.00000E-Olr Nlr 3.80000E-01, A l p  6.430Yli-12, 
PHI2t 8.00000E-01, N2r 3.8000CE-01r A29 6.43091E-12, 
THETAN, 2.17130E Olr IESr 9.73589E-09, 
TCY 
81 
EN 
DIODE* 1N9 
RB.  2.9 
THETAI. 2.53333~ 01. ICS, 1.94718~-n8 
1.00000E-04r i.592?6~-ne 
1.00000E-03. i.ooono~-n2 9 
1.00000~ on1 2.00000~ no. 
4.00000E 001 8.oooon~ nor 
l.00000E 029 5.noooo~ 01, 
5.00000E 01. 5.00000~ e l r  
TCNI 1.00COOE-04, 1.59236E-59 
1.00000E-04r 9.7305iE-01 
0.00000E-399 1.00000E-C4, 
1.50000E-01. 5r00000E-"1~ 
7.22222E 01, 7.50000E Olr 
1.00000E 02" 1.00000E 02, 
5.00000E 01% 5.00000E 01 
4. 
RS 9 l.1E6r A i  2.4E-11 
PHI, -9. Nt - 5 ,  I S ,  2.9E-9r 
THETA* 21.5, KDI 18.1E-6 
END 
PV1 ,7 90 115.r O.rO.,lO.E-9,1CO.E-9 
V2 9 5  90 $4.0 
V 1  r6 *O 9 22.5 
01 17 r 2  , 1N914 
12 93 r4 rO 9 2N2907 
C2 9 4  r l  r100. E-12 
C1 93 9 2  ,500. E-12 
R5 95 rl  9 22. E+3 
R 4  96 9 4  s 10. E+3 
R3 94 91 9 10. E+3 
R2 $6 ~3 ,120. E+3 
T 1  r l  $2 rC 9 Zh29C7 
INTERVALS,75.€-1Oe 3.E-06 
PRINTvPVltVN2t VN3r VN4r VN1 
DIAGNOSTICS 
PLOT.PVlrVN2r VN3, VN4. VN1 
R1 96 92 e io.  it3 
LxL;ui i 
E N 0  
EN0 OF Job 
Table 3. ECAP input listing 
C 
8 1  
8 2  
6 3  
8 4  
8 5  
8 6  
8 7  
8 8  
6 9  
810 
811 
b 12 
613 
814 
815 
I 1  
1 2  
5 1  
5 2  
816 
817 
8 18 
819 
1 3  
T 4  
5 3  
5 4  
820 
82 1 
822 
823 
7 5  
T 6  
5 5  
5 6  
824 
825 
'826 
MULliVimAiOH lESl CiiiCUlT 
TRANbIENT ANALYSIs 
Nl 3, O)rR= 6.50407E-01 
N( 4 r  3),R= 2.00000E 06 
N( 4 9  5)rR= 2.95578E 09 
N( l r  4lrR= 2.84041E 01 
N I  21 5)rR= 1.0006OE 00 
N I  6 9  @),R= 1.000VbE 07 
Nl 7r O)rR= 1.00000E 07 
Nl 6 9  O)rR= 1.00000E 03 
Nl 79 O)rR= 1.00000E 03 
Nl 6 9  OIrCr 1.59236E-12 
h (  7. 0),C= 1.59236E-11 
k l  4, 3),R=l 1.000COE 07. 3.S3642E 05)~E=-0.00000E-39 
N( 4 9  5)9R=I 1.00000E 079 9.87000E 04)!E=-0.0000OE-39 
NI 4 9  3)rC=( 1.7500(JE-l2r 3.24771E-13) 
Nl 4 9  5)tC=( 1.75000E-12. 3.24771E-13) 
8112s 6)r6ETA=-l.O0000E 00 
B113r 7),8E7A=-l.OCOOOE 00 
6 = 1 Z ~ ( 1 2 ~ 1 4 1 ~ O F F J  
b=13+(13,15),0FF 
N( 4 1  5 ) r K - 1  1.SOUOOE 0 7 ,  7.75838E 03)rE=-1.80000E-01 
N( 4 9  5 ) 9 K - (  1.00000E 0 7 s  1.0333LE 03)+E=-1.60090E-01 
Nl 4, 3).C=I 1.75WOE-lir o.60770E-13) 
N l  4r 5)rCll 1.75000E-12s 8.60770E-13) 
B116* 6)iBETA=-l.O0000E 00 
B(17r 7)rBETA=-l.OOOOOE 00 
B=16.(16r18)*OFF 
8=17~117,19)~OFF 
NI 4 9  3l,R=l 1.00000E 07, 1.55741E GE)rE=*3.60000E-01 
Nl 49 5)r?=I 1nCCCCCF C7, 1~09107t Ol)rF=-?.60CnOE-01 
NL 4. 3),C=l 1.750COE-12, 1.72278E-12) 
Nl 4. 5),C=( 1.750COE-12, 1.72278E-17) 
B ( 2 0 ~  6),~3ETA=-l.O0000E 00 
8121r 7)rBETA=-l.O0000E 00 
6=20~12Or22),OFF 
8=219121,23),0rF 
Nl 4, 3).R=I laC003CE 0 7 9  3.12631E 00lrE~-5~40000E-01 
N( 41 J) r R = (  1.00000E 07, 1~13102E-31~rC~~5~400C0E-01 
Nl 4. 3),C=( 1.75000E-12r 3.88683E-12) 
2N2907 0 
ih2907 2 
21u2907 3 
2N2907 4 
2N2907 5 
2N2907 6 
2N2907 7 
2N2907 8 
2N290710 
Zk290711 
2N290712 
2N290714 
2N290715 
2N290716 
2N290717 
2N290718 
2 Ni907.19 
2kZ90721 
2N290722 
2N290723 
2N290725 
i Pi2 9 0 7 26 
2N290727 
2 ~ 2 9 n 7 ~ 8  
2Y200721  
2N290130 
ZN290731 
2~29n732 
ZN240723 
2N290734 
2Ni50735 
2N29073t 
2k290737 
2N290738 
2~29n7 9 
2 ~ 2 9 n ~ i 3  
2~29n72n 
2~290724 
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Table 3 (contd) 
. .  
~ 
a ZT 
1 7  
T 8  
5 7  
5 8  
T10 
829 
B 30 
331 
833 
834 
835 
836 
837 
838 
343 
341 
111 
T12 
5 9  
510 
843 
844 
845 
846 
T13 
511 
512 
347 
348 
349 
350 
T15 
116 
513 
5 14 
85 1 
352 
353 
354 
r 9  
a28 
a32 
a39 
a42 
r 14 
r 17 
r 16 
515 
516 
119 
120 
855 
856 
857 
858 
859 
860 
861 
862 
863 
864 
865 
866 
867 
868 
869 
870 
517 
518 
519 
520 
871 
872 
E62 
f i t  4, 5)1C=t 1.Y33'5E-T~ 3.8K673E-12) 
&(24, 6lrBETA~-1~00000E 00 
B(25r 7lrBETA~-1e.00000E CO 
8=24,(24r261,OFF 
B=25r(25r271*0FF 
B( 8r 3lrBETA=-9.86343E-01 
8( 9. 2l*BETA=-4.93171E-01 
N(10, OIrRm 6.50407E-01 
N(ll,lOI,R= 2.00000E 06 
N(ll.121.R= 2.95578E 09 
N( 8,11l,R= 2.84041E 01 
N( 9*12lrR= 1.0000flE 00 
Nil39 fl),R= 1e00000E 07 
N(14, G l r R =  1.00000E 07 
h(13r OIrRr 1.00000E 03 
N(14r OIrRr 1.COOOCE 03 
N(13r Ol,C= 1.59236E-12 
N(14s Ol,C= 1.59236E-11 
N(llrlOlrR=i 1.00000E 07e 3.53642E 051,E~-fl~flOOOCE-39 
N(llrl2l.R=( 1.00000E 07, 9.87000E 741rE=-?.0003CE-?9 
N(llrlOlrC=( 1.750COE-12s 3.24771E-131 
N ( 11 9 12 I rC= ( 1.75000E-12 v 3.2477 1E-13 I 
B(39~33l~BETA=-1.000OOE 00 
8(40r341~BETA=-l.OOOOOE 00 
8=39,(39*411rOFF 
8=40r(40,421,OFF 
N(Il~lOlrR=( 1.00000E 07, 7.75838E 031rE~-1~800~OE-01 
N(ll*l2lrR=( 1.00000E 07s 1.03332E 03lrE=-1.800OOE-01 
N(llrlOl,C=( 1.75000E-12r 8.60770E-131 
N(llrlZIrC=( 1.75000E-12, 8.60770E-131 
8(43~331rBETA=-l.OOOOOt 00 
8l44r341r8ETA~-l~GCOOOE 00 
8=43,(43r45IsOFF 
Bs44r(44*461,OFF 
Ni11.101,4=( 1.00000E 07s 1.55741E 02 
N(11~121rR=( 1.00000E 079 1.08107E 01 
N(ll.lOI,C=( 1.75000E-12s 1.72278E-12 
N(lls121.C~( 1.75000E-12. 1.72278E-12 
8(47*33)rBETA=-l.OOOOOE 00 
Bl48~34)rBETA~-1~000OOE 00
8=47r(47~491rOFF 
8=48~(48r501rOFF 
N(llslOlrR=( 1.00000E 07, 3.12631E 00 
NL11~121rR=( 1.00000E 0 7 9  1.13102E-01 
kil1~101,~=( 1.75000E-12s 3.a8683~-12 
B(51r3~lrBETA=-1.00OoOE 00 
N(llrl2l,C=( 1.75000E-12, 3.88683E-12 
2N290739 
2x290740 
2N290741 
2N290742 
2N290743 
2N290744 
2N290745 
2 N29 0745 
2N290747 
2N290748 
2N290749 
2N290750 
2N290752 
2N290753 
2N290754 
2N290755 
2N290756 
2N290757 
2Y290718 
211290759 
2N290760 
2N290761 
2N290762 
2N290763 
2N290764 
2N290765 
2X290766 
2N290767 
2N290168 
2~290751 
2N290769 
2N2907 10 
2N290771 
2N290772 
2N290773 
2N290774 
2N290175 
2N290776 
2N290777 
2N290778 
2N290779 
2h290780 
2N290781 
2N290782 
2N290783 
2N290784 
2N290785 
B(52*34I,BETA=-l.O00OOE 00 2h290786 
tW51r(51,53lrOFF 2N29078 1 
8=52,(52,54I,OFF 
8135*301,BETA=-9.863rt3E-O1 
RI36~29lt8ETA=*4.S3171E-~i 
N ~ l 6 r 2 l ~ R ~ 1 0 0 0 0  
N(l6r81rR=120000 
N~9rlliR=10000 
N~16r9l~R=10000 
N ~ 1 7 ~ 1 l s R ~ 2 2 0 0 0  
Nl8r21rC=500E-12 
N19.lIrC=lOOE-12 
N(0~15l,R=O.O1 
N( 2*15l$R=( 1.00000E 07s 3.93642E 05l~E~-0e0000OE-39 
NI 2r15).R=( 1.00000E 07, 7.75838E 031rE=-1~80COOE-01 
N( 2,15l,R=( 1.00CCOE 07, 1.55741E 02l~E~-?~6000PE-01 
N( 2*15lsR=( 1.00000E 079 3.12631E 301~E=-5.40000E-01 
NI 2s15).C=l 1.75000E-12s 3.24771E-131 
NI 2*151,C=( 1.7500OE-12s 8.6077OE-131 
N( 291S)rC=( 1.75000E-12, 1.72278E-121 
N( 2*151.C=( 1.75000E-12. 3.88683E-121 
8=63,(63r671rOFF 
8=64rI64,68)tOFF 
8=65*(65r69).OFF 
8=66~(66r70),OFF 
NI0~161,R=O.OlrE=l5. 
Nl0,17lrR=O.OlrE=-3. 
~ 1 1 ~ 1 5 ~ 0 0 ~ 0 0 ~ 0 ~ 0 0 ~ 0 ~ 0 0 ~ 3 ~ 0 0 ~ 6 . 0 0 ~ 9 r d l . Z I O 1 ~ 5 ~ 0 1 ~ 8 ~ ~ 2 ~ 1 ~ O 2 ~ 4 ~ 0 2 ~ 7 ~  
* 0 3 ~ 0 ~ 0 3 ~ 3 ~ 0 3 ~ 6 ~ 0 3 ~ 5 r 0 4 . 2 r 0 4 ~ 5 r 0 4 . 8 . 6 5 ~ 1 ~ 0 5 ~ 4 ~ 0 5 ~ 7 ~ 0 6 ~ 0 ~ 0 6 ~ 3 ~ 0 6 ~ 6 ~  
* 0 6 ~ 9 ~ 0 7 ~ 2 ~ 0 7 ~ 5 ~ 0 7 ~ 8 , 0 8 . 1 . 0 8 ~ 4 , 0 8 ~ 7 1 0 9 . 0 ~ 0 9 ~ 3 ~ 0 9 ~ 6 ~ 0 9 ~ 9 ~ 1 0 ~ 2 ~ 1 0 ~ 5 ~  
* 1 0 ~ 8 ~ 1 1 ~ 1 ~ 1 1 ~ 4 ~ 1 1 ~ 7 r 1 2 ~ 0 ~ 1 2 ~ 3 r 1 2 ~ 6 ~ 1 2 ~ 9 ~ 1 3 ~ 2 ~ 1 3 ~ 5 ~ 1 3 ~ 8 ~ 1 4 ~ 1 ~ 1 4 ~ 4 ~  
*14.~*15.0~15.0~15.0 
TIME STEPS5E-8 
OUTPUT INTERVAL =10 
INITIAL TIMESO. 
FfNAL TIME 975.E-06 
PRINT, NV 
*PLOT NV(8l ,LINEAR,TIME,LINEAR 
*PLOT NV(~I~LINEAR,TIMEILINEAR 
*PLOT NV115) ,L INEAR,TIME,LINEAR 
*PLOT N V l l l ~ L I N E A R ~ T I M E ~ L I N E A R  
*PLOT NV(ZI~LINEARITIMEILINEAR 
EQUILIBRIUM 
EXECUTE 
2N296788 
2N290789 
2N290790 
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Table 4. MTRAC input listing 
** ONE-SHOT MULTIVIBRATOR 
1200 
350 * 
VTEST 
rO.O~lr0.0.o.O.O,O,O.o 
6 10 
.ooonooi o.ononooi 
N1 
IME 
I N  
IME 
N2 
IME 
N3 
IME 
N4 
-075 
300.0 
15. 
15. 
15. 
3. 
2.9 
4 0 
1 
lVN2 2VN3 
MICROSECONDS 1.0 
VOLTS 1.0 
MICROSECONDS 1.0 
VOLTS 1 .O 
MICROSECONDS 1.0 
VOLTS 1 rO 
MICROSECONDS 1.0 
VOLTS 1.0 
-05 0.075 -03 
4 0 
0.0 -06 0.0 
1110. -09 
1- 1 
1- 1 
COHPARI5ON CIRCUIT *** 
1 1 
0 
3 
-1 
3VN4 
-06 0.0 
0 .o 
-06 0.0 
0 .o 
0 .o 
0 .o 
-06 0.0 
-06 0.n 
10. 
5 
2 2 10000. 
2 3 120000. 
4 1 10000. 
2 4 10000. 
3 1 22000. 
2 
3 2 500. -12 -01 
4 1 100. -1L .0002 
1 
2s 1 
-09 1.78 1.1 +06 26.7 
7 
10 
3 
4 
-06 75. 
-06 75. 
-06 75. 
-06 75. 
20.0 
20.0 
20.0 
20.0 
-09 0.0 
-12 0.9 
1 1 
-06PLOT N0.1 
PLOT NO. 1 
-06PLOT NO. 2 
PLOT NO. 2 
-06PLOT NO. 3 
PLOT NO. 3 
-06PLOT NO. 4 
PLOT NO. 4 
110. -09 
49980 
49981 
49990 
49991 
49992 
49993 
5nn0n 
5n01n 
50020 
50021 
50030 
50031 
50032 
50033 
50040 
50041 
50042 
50043 
50044 
50045 
50047 
50100 
50110 
50120 
50130 
50200 
53000 
53010 
53011 
53012 
53013 
53014 
53015 
53016 
53500 
50046 
53600 
I 54000 
NR 55000 
R 1  55010 
R2 55020 
R3 55030 
R4 55040 
R5 55050 
NC 56000 
Cl 56010 
C2 56020 
NL 57000 
N2 70000 
ND 58000 
D l158010  
-842 -06D1 58010 
NQ wnnn - ___._ 
1 26 0 01 59010 
7.22222E 0 1  9.73054E-01 1.59236E-09 1.59236E-08 1.94718E-08 1.51816E 002N2907 1 
7.18997E-12 8.00000E-01 2.95578E 09 9.73589E-09 1.77129E 00 7.18907E-122N2907 2 
8.oooonE-ni 2 .00000~  06 S.OOOOOE-O~ 5.n0006~-03 2N2907 3 
T2 59050 0 , 3  4G 1 
V. Transistor Models 
The MTRAC and CIRCUS programs allow only the 
Ebers-Moll transistor model. For the purpose of com- 
paring the operation of all four programs, the Ebers-Moll 
model has also been used for ECAP and SCEPTRE. This 
model, depicted in Fig. 3, is augmented by bulk resistances 
in the emitter, base, and collector leads. In the programs 
being compared, the models incorporated are subsets of 
this configuration. The differences between the models 
are indicated in Table 5. 
The CIRCUS and MTRAC programs do not use series- 
resistance element RE, RB, or Rc. This omission is im- 
portant primarily in the saturation region. Because the 
forward-biased emitter and collector junction voltages in 
the Ebers-Moll model differ by only a few millivolts, the 
dominant characteristic is that of the series resistance. Fig. 3.' Augmented Ebers-Moll model 
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Table 5. Transistor model comparison 
Elemenl 
b 
RE 
Ro 
RI 
RN 
CTC 
ClT 
c DC 
CDB 
ID0 
IDE 
I10 
IIE 
Auxiliary 
relationships 
RNA not applicable. 
CIRCUS 
Program 
ECAP 
cos 
(VOB - VEE)"~  
N A  
N A  
IDB a n  
IOU a1 
MTRAC 
NA" 
NA 
NA 
REL 
Rcr. 
dfnu IC = Tr -
dt 
dbs f c = T ~ -  
dt 
e = !E = 0.026 v 
9 
SCEPTRE 
fDB aN 
Should the resistors be considered necessary by a user 
of CIRCUS or MTFUC, they may be added externally 
to the model. 
Implementation of junction time constants will now be 
considered. The transistor capacitances CTE and Cpc are 
equivalent in each of the programs, as are the expressions 
for the diode currents Jc and J E .  The expression for 
transition capacitance allows a singularity at VBc = V. 
Because B is generally larger than 0.75 V, corresponding 
to a diode current of 10l3 ICs, it is well beyond the ex- 
pected operating range of transistor currents. 
The SCEPTRE and CIRCUS programs use equivalent 
form for the diffusion capacitance; that is, 
for the collector junction and 
for the emitter junction. This capacitance is defined 
in terms of the increment of charge resulting from an 
increment in junction voltage: 
The charge increment can also be described in terms OS 
the lifetime T :  
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Hence, At higher frequencies, the gain is 
(3) 
The dIDc/dVc term can be evaluated from the diode- The effect of the diffusion capacitor is to shunt a portion 
of the total emitter current away from the active (or gain- 
producing) elements of the model. This is equivalent to 
the single-pole representation of the frequency depen- 
dence of current gain. This means has been used in the 
ECAP transistor model (Fig, 4) to deal with the diffusion 
capacitance. 
current equation: 
Jc = ICs  (exp q / k T M c  - 1) 
--- dJc - 4 ~ ~ e x p ( & )  dVc LTM 
Finally, 
The current in the diffusion capacitance is given by 
If Eq. (3) is substituted, 
(4) 
The MTRAC program uses this expression to determine 
the magnitude of a current generator‘ that replaces the 
diffusion capacitance. 
The frequency-domain representation of the diffusion 
capacitance will now be considered. For clarity, the ex- 
pression for emitter current is simplified to 
since I,, and J ,  are small under normal bias conditions. 
By substitution of Eq. (4), this becomes 
using operational notation 
I E  = J E ( 1  + ST) 
where s = complex operator u 1- iw.  
The normal current gain of the simplified transistor at 
low frequencies is given by 
IC 
a,L = - 
JE 
VI. General Discussion 
There is considerable room for personal preference and 
difference of opinion regarding the features that should 
be included in circuit-analysis programs and their relative 
value. Some of the features often mentioned, as they 
relate to the programs under consideration, are consid- 
ered in the paragraphs that follow. 
A. User-Oriented Input language  
T h e  engineers who use t h e  ECAP, CIRCUS, 
SCEPTRE, and MTRAC programs are seldom interested 
in computer programming, nor do they have time to 
learn it. The input language is the interface between the 
engineer and the machine, and it must be understandable 
in engineering terms. Input languages vary from the most 
flexible (SCEPTRE) to the least flexible (MTRAC). 
Each input language, however flexible, requires ab- 
solute conformity to its own set of rules. For example: 
in SCEPTRE, some expressions are lifted directly from 
the user input and placed in the SIMUL8 program code; 
hence, all applicable FORTRAN rules are enforced and 
FORTRAN errors not caught by SCEPTRE are picked 
up by the FORTRAN compiler. 
The fixed format of MTRAC has a disadvantage in that 
one cannot troubleshoot the input deck by inspection. 
Each card must be individually checked for format and 
sequence. If there is an error, however, the description 
of the fault is quite explicit. More elaborate programs 
often produce seemingly irrelevant error messages. 
(Differences in input languages will become more 
apparent in later illustrations.) 
0.  Modes of Analysis 
The modes of analysis required reflect the users’ needs; 
hence, they vary widely. Although SCEPTRE, CIRCUS, 
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and MTRAC are basically transient-analysis programs, 
each includes an initial-condition solution capability. The 
ECAP program, despite its awkward mechanization of 
nonlinearities, has the broadest capability. This is because 
of its sensitivity and inclusion of linear ac analysis and 
“worst-case” analysis. Other programs must be used, 
however, to determine operational impedances and 
transfer functions. 
C. Circuit Size 
Of the group of programs being considered, CIRCUS 
and SCEPTRE are potentially capable of accepting the 
largest circuits. This is because the state-variable €ormu- 
lation leads to the minimum number of variables by 
which the circuit may be represented. Since CIRCUS 
incorporates variable dim-ensioning, it is probably the 
larger of the two. The SCEPTRE program has the 
restriction of requiring a vector X(m) notation for all 
elements if more than 70 elements are used. The dimen- 
sions in ECAP and MTRAC are considerably smaller. 
Their solution matrices are 50 X 50 and 60 X 60, respec- 
tively. The dimension of the nodal matrix corresponds 
to the number of unknown nodes. 
D. Analysis of the Comparison Circuit 
The comparison of the operation of CIRCUS, ECAP, 
MTRAC, and SCEPTRE described herein was made by 
having each of the four programs andyze the same 
circuit. The circuit chosen was the one-shot multi- 
vibrator shown in Fig. 5. 
ov v- 
IT5 
f R1 f R2 r-4 
6,, 
Fig. 5. One-shot multivibrator 
This multivibrator circuit has one stable state that 
occurs because T2 is normally on because of the current 
in resistor R2. Since T1 is directly coupled from T2, T2 is 
expected to have the opposite state. The input transient 
waveform is coupled through D1 and C1 to T2, turning it 
off. As T2 turns off, T1 is turned on. This unstable state 
is maintained until the charge on capacitor C l  is reversed. 
The regenerative action then causes a return to the stable 
state. The length of the cycle is approximated by 
T = 0.5R2C,. A cycle length of approximately 30 p s  is 
expected in this example. 
This circuit includes two difEcult problems that are 
often encountered in computer-circuit analysis. The first 
is the requirement for transistor and diode models that 
simulate these devices in three regions of operation: 
(1) saturation (both junctions forward-biased), (2) cut off 
(both junctions reverse-biased), and (3) active (base- 
emitter junction forward-biased and base-collector junc- 
tion reverse-biased), The second difficulty is that of 
widely separate characteristic roots. The current gain of 
the transistor has its dominant root at approximately 
2 X 10°.9s. This is a factor of 1.5 X lo4 from the time 
period of the time-varying source used to trigger the 
multivibrator. 
VII. Problem Solution 
The input circuit and input data requirements for each 
of the programs are described in this section. Individual 
program restrictions and capabilities are not explored 
herein, however; such detail can be found only in the 
respective users’ manuals. The discussion in the para- 
graphs that follow applies to the problem at hand, but 
nevertheless it is illustrative of the overall capability in 
each case. 
A. .€CAP 
The circuit as prepared for ECAP is shown in Fig. 6. 
See Table 3 for the ECAP input listing. 
1. Circuit preparation. The ECAP program requires 
sequential branch and node numbers. The 0 node is always 
ground. In this example, N3-N7 and NlO-N14 are 
internal to the transistor models. 
The descriptions of the voltage sources, as well as the 
pulse input to the circuit, are made in branch statements. 
Branches 71, 72, and 62 have been used for this purpose. 
It should be noted that a small resistance must be 
included as the branch element for each source. Branch 62 
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15v-v- o v  
T2 ELEMENT T1 
TYPE 
N15 
-.c- 
D1 
7 
I B71 
Y NO 
PVl 
TRANSISTORS 
Fig. 6. Multivibrator for ECAP 
includes the time-varying input that is specified by the 
E62 statement. The voltage values occur 10 step sizes 
apart, as specified by the (lo),, field on the E62 card. 
The ECAP program requires that the user choose the 
step size. In this case, the choice was 50 X s, and no 
effort was made to pick an optimum step size. This partic- 
ular version of ECAP allows selective printing and plot- 
ting, as indicated. The plot-interval statement will cause 
outputs to occur at 10 X 50 X for a total 
of 150 points. This was necessary because the plotting 
routine is restricted to 500 points per plot. 
s = 5 X 
2. Solution times. The solution times for ECAP are as 
follows : 
(1) Load time (includes compiling one subroutine): 
183 s. 
(2) Execution time (computer running time): 374 s. 
(3) Simulation time (circuit operation time): 
75.05 X 10-Gs. 
The plotted outputs are shown in Table 6. 
-vl = l5 
v = - 3 v  2 
Fig. 7. Multivibrator f o r  CIRCUS 
B. CIRCUS 
The circuit as prepared for CIRCUS is shown in Fig. 7. 
See Table 2 for the CIRCUS input listing. 
I. Circuit preparation. The CIRCUS program requires 
sequential. node numbers beginning with 0 for ground or 
reference. The usual from-to node sequence for elements 
is not used by CIRCUS; instead, current flow is con- 
sidered positive when flowing from the higher node 
number to the lower. 
Constant sources are written in with a V,,,, statement. 
Time-varying sources are restricted to specific types, 
including the pulse source (PV1) used herein. Descriptors 
following the node numbers in the PV1 statement are: 
initial voltage, pulse voltage, delay time, rise time, dura- 
tion, fall time, and period. The CIRCUS program 
provides a wide range of circuit and model functions that 
are available for output. Only the node voltages are 
requested in this example. 
The INTERVALS statement selects both the time 
between printed outputs and the circuit-simulation stop 
time. Moreover, this statement also sets the starting step 
size for the integration process. Because internal restric- 
tions prevent indefinite reduction of step size, a reason- 
ably good estimate of the starting step size is necessary. 
In the initial run of this multivibrator circuit (see Fig. 7), 
a print interval of 75 X s was chosen. The CIRCUS 
program was unable to converge the first integration step 
in 840 s of execution. 
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The second run was successfully made with a print 
interval of 7.5 X s. For this run, the simulation time 
was set to 3 X le6 s; as a result, 400 points were printed 
and plotted. Because this plot routine plots 120 abscissa 
points on each plot, four plots were required. The output 
plots are shown in Table 7. 
2. Solution times. The solution times for CIRCUS are 
as follows: 
(1) Load time: 52 s. 
(2) Execution time: 1250 s. 
(3) Simulation time 3 X 
(4) Execution time (extrapolated to 75 X 
s. 
s simula- 
tion): 31,250 s. 
C. MTRAC 
The circuit as prepared for MTRAC is shown in Fig. 8. 
See Table 4 for the MTRAC input listing. 
1. Circuit preparation. The MTRAC program requires 
sequential node numbers starting at 0 for ground. Ele- 
ment designations are implied by the relative order of the 
input cards. Card 55000 (rightmost column) gives the 
number of resistors in the circuit. Card 55030 is for the 
third resistor and describes R3 connected from node 4 to 
node 1. The card that follows describes R4 connected 
from source 2 to node 4. The card numbers are for the 
users’ benefit; they are not read by the computer. 
l 5  o v  -v- 
52 
51 
53 
Fig. 8. Multivibrator for MTRAC 
Sources are also numbered and their numbers are also 
implied from the relative order of input. Card 50000 has 
already indicated that there are three sources. Card 53010 
indicates that the first source is time-varying and that 
four sets of voltage-time coordinates will be given. That 
source 2 is dc is indicated by the -1 on card 53013. The 
value (15 V) is indicated by the card that follows. 
Output requests, for nodes 1 through 4, are made on 
card 50020. As with CIRCUS, a great number of internal 
parameters are available for output, but the user must 
write these requests into subprogram TREQ, using 
FORTRAN. 
2. Solution times. The solution times for MTRAC are 
as follows: 
(1) Load time: 83 s. 
(2) Execution time: 102 s. 
(3) Simulation time: 75 X s. 
The MTRAC output plots are shown in Table 8. 
D. SCEPTRE 
The circuit as prepared for SCEPTRE is shown in 
Fig. 9. See Table 1 for the SCEPTRE input listing. 
1.  Circuit preparation. Node designations are arbitrary 
in SCEPTRE; any six-character alphameric is acceptable. 
7/- o v  
rE1=15v 
R2 R4 R1 
c 2  
I- 
N7 pf, 
E 3 0  
T1 
- 
6 N5 
E p  =-3 V 
Fig. 9. Multivibrator for SCEPTRE 
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As in the other programs, the element currents are 
considered positive in the from-to node sequence. The 
voltage drop across a source is in the same direction as 
the internal current, whereas, for a passive element, the 
voltage is opposite to the internal current flow. In the 
description of E,, node N6 (the to node) is the positive 
terminal; in the description of R3, node N4 (the fromnode) 
is presumed to be positive. In this regard, SCEPTRE 
differs from the other programs under consideration. 
The time-variable source (here E3) is written in as a set 
of time-voltage coordinates (see Table 3). The relationship 
could as easily have been described by a user-written 
function subprogram. Any algebraic function available in 
FORTRAN could have been used; e.g., log (t), sin (Vc3), 
etc. 
Outputs other than element voltages or currents must be 
calculated from user-supplied equations. In the present 
case, the voltage at node N2 had to be calculated by using 
voltage E ,  and the voltage drop calculated for resistor R1. 
One might expect that 
E ,  + VH, + VN, = 0 
yet this is not so. For SCEPTRE, - 
E ,  = VR, + VN, 
Hence, 
VN, =: E ,  - VR, 
This situation often leads to errors in defining output terms 
and dependencies. 
The number of output points can be defined indepen- 
dently of the step size or simulation time. In this example, 
the MAXIMUM PRINT POINTS has been set to 175. 
This particular run terminated after less than 3 X s 
simulation time because an internal limit of 20,000 inte- 
gration passes had been exceeded. The pass limit is easily 
changed, but it is convenient to this analysis as it is. 
2. Solution times. The solution times for SCEPTRE 
are as follows: 
(1) Load time (first pass): 102 s. 
(2) Execution time (first pass): 37 s. 
Load time (second pass): 51 s. 
Execution time (second pass): 416 s. 
Step size (maximum mode): 1.125 X 
Simulation time (20,000 passes): 2.728 X 
Simulation time (extrapolated to 75 X 
11,473 s. 
s. 
s. 
s): 
The SCEPTRE output plots are shown in Table 9. 
VIII. Results 
No closed-form solution is available for the problem 
above. The correctness of a solution can be estimated 
by comparing the results with hand-calculated estimates 
and by comparison with the results obtained by the other 
programs. 
A. Hand Calculations 
At time zero: 
(1) Transistor T1 is turned off and draws neither base 
nor collector current. 
(2) Transistor T2 is turned on; base voltage is estimated 
at 0.6 V; collector voltage is estimated at 0.2 V. 
0.2 3 
1 .  1 
-- 
io4 2.2 x 104 
Voltage node 1 = 
- 
io4 + 2.2 x 104 
Node 2 = 15.0 
Node 3 = 0.6 
Node 4 = 0.2 
After triggering: 
(1) Transistor T1 is turned on; base voltage is estimated 
at 0.6 V; collector voltage is estimated at 0.2 V. 
(2) Transistor T2 is turned off and draws neither base 
nor collector current. 
Voltage node 1 = +0.6 
Node 2 = +0.2 
Node 3 = 15 - (30 - 0.6 - t 60 X 0.2) e - 
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where 
t = 0.5 X lo+, VN,  = 13.96 
= 1.0 x 10-6, = 13.72 
= 2.0 x 10-6, = 13.24 
= 2.7 X = 12.92 
0.6 15 
1 1 - + -  
-
= 7.8V 
104 + 104 
104 104 
Node 4 = 
B. lnterprogram Comparisons 
Comparisons of data points between the programs must 
be done with reservation because the transistor models 
are not identical in the four cases. It would have been 
possible to make the semiconductor models more nearly 
identical; however, the purpose here is a comparative 
survey of the programs and, to that end, different models 
are illustrative of the different capabilities. 
The results may be compared by the plots of the node 
voltages, although this approach is hampered by different 
scaling of the axes. (The SCEPTRE line-printer plot 
routine has been used for MTRAC and ECAP; CIRCUS 
uses its own routine.) Only the MTRAC and ECAP 
programs completed the simulation of the multivibrator 
period in the time available. The CIRCUS and SCEPTRE 
plots are incomplete in this regard. The mechanism of 
the plot routine has expanded the time scale to fill the 
available space. 
A further comparison can be made using Table 10. 
Here the node voltages have been excerpted from the 
listings at five times that were available from each of the 
programs. The SCEPTRE and CIRCUS programs have 
a great many points in this area, whereas ECAP and 
MTRAC used relatively large step sizes. The values used 
in Table 10 for ECAP and MTRAC were obtained by 
interpolation where necessary (Table 11). 
IX. Conclusions 
The effective use of a digital computer for circuit 
analysis requires of the engineer a great deal more than 
the data ordinarily contained in a schematic diagram. 
He must conform to the format requirements of the 
program he selects; that is, he must learn the input 
notation-the functions that control the analysis and the 
output. He must be prepared to supply model data far 
more detailed than those data explicitly required for 
synthesis. More importantly, he must know the mechan- 
izations of the program so that he may choose the one 
best suited to his particular circuit. 
This report attempts to provide insight into the prob- 
lems that must be faced in the computer simulation of 
circuit analysis. The input format and topological con- 
straints of the programs, the mathematics of the simula- 
tion, and the derivation of the models have been 
discussed in the perspective of a single problem as an 
aid in understanding the differences between these 
programs. The actual programs thus set up have been 
analyzed, and the results compared. The result is four 
programs for the prospective circuit. 
To summarize, the numerical values obtained for the 
node voltages are quite consistent between the programs, 
differing by only a few percent in most cases. The pri- 
mary program-dependent differences are the simplicity 
and versatility of the input and the cost of the analysis. 
Most engineers would probably consider the ECAP 
input most difficult because of the necessity of stepwise 
linear approximations of nonlinear elements. Also, 
CIRCUS is the least flexible, whereas SCEPTRE, in 
allowing nearly any conceivable dependency or non- 
linearity, is the most flexible. 
In regard to the cost of analysis, MTRAC provided 
the least expensive analysis of the example circuit. How- 
ever, caution must be used because this relative effec- 
tiveness will surely be circuit-dependent. An additional 
consideration may be important where other computers 
are used. This arises because some computer facilities 
make additional charges for the use of peripheral tape 
units. (The SCEPTRE program normally requires three 
tape units; CIRCUS requires two; ECAP and MTRAC 
require only one apiece.) 
JPl TECHNICAL REPORT 32-1429 45 
Table 10. Output data comparisona 
CIRCUS 
ECAP 
MTRAC 
SCEPTRE 
Time, ps 
0.0 
5 2  1250 3 x lo-% 2,400 31,250 
183' 3 74 75.05 X 10" 201,900 3 74 
83 102 75 x lo4 735,300 102 
1 90b 416 2.72 X lo-' 6,500 1 1,473 
0.5 
1 .o 
2.0 
2.7 
40.5 
41.43 
Output a t  indicated node, V Voltage a t  
Program signal 
B1 c1 82 c2 input. V 
CIRCUS -0.785 14.9 0.555 0.1 88 15.0 
K A P  -0.741 14.86 0.5361 0.1 820 
MTRAC -0.8048 15.00 0.5506 0.1 888 
SCEPTRE -0.8042 14.99 0.5576 0.1 896 
Manual -0.8 15.0 0.6 0.2 
CIRCUS 6.58 0.1 76 - 13.8 5.37 
ECAP 6.5726 0.1 749 - 13.48 4.596 
MTRAC 6.5868 0.1436 -13.82 5.425 
SCEPTRE 6.61 28 0.1472 -13.81 5.363 
Manual 6.6 0.2 - 13.96 7.8 
CIRCUS 0.593 0.1 79 - 13.5 6.86 
ECAP 0.5725 0.1 750 - 13.48 4.597 
MTRAC 0.58 15 0.1471 - 13.56 6.846 
SCEPTRE 0.6085 0.151 1 - 13.56 6.888 
Manual 0.6 0.2 - 13.72 7.8 
5.85 
13.8 
CIRCUS 0.596 
ECAP 0.5629 
MTRAC 0.5768 
SCEPTRE 0.5972 
Manual 0.6 
CIRCUS 0.597 
ECAP ~ 0.5624 
MTRAC 0.5763 
SCEPTRE 0.5967 
Manual 0.6 
0.181 
0.1 784 
0.1485 
0.1 520 
0.2 
0.181 
0.1787 
0.1489 
0.1523 
0.2 
- 13.0 
- 12.73 
- 13.08 
-1 3.08 
- 13.26 
- 12.7 
- 12.39 
- 12.74 
- 12.74 
- 12.92 
7.67 
7.590 
7.695 
7.674 
7.8 
7.79 
7.724 
7.774 
7.771 
7.8 
15.0 
15.0 
End of cycle - 
ECAP From change in VC2 
MTRAC From change in VC2 
'Node voltages at 0.5-fis intervals were obtained by interpolation. 
Table 11. Summary of test-circuit solution times 
*Includes incidental compilation of one subroutine. 
blncludes generation of subroutine SlMUL8 used for the solution of the test circuit. 
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Nomenclature 
ith branch in an ECAP problem 
capacitance 
diode diffusion capacitance 
collector-base diode diffusion capacitance 
emitter-base diode diffusion capacitance 
equivalent emitter capacitance = 
CDE + CTE 
diode transition capacitance 
collector-base diode transition capacitance 
emitter-base diode transition capacitance 
junction diffusion capacitance at zero junc- 
tion voltage (V,) 
voltage developed by source E 
base on natural log 
magnitude of a voltage-controlled current 
source in ECAP program 
transconductance 
grounded emitter current gain, inverse 
mode 
grounded emitter current gain, normal 
mode 
current in a circuit element 
base terminal current 
collector terminal current 
collector-base diode saturation current 
current in capacitor C at end of nth 
interval 
current in collector-base diode diffusion 
capacitance 
emitter terminal current 
emitter-base diode saturation current 
diode junction current 
diode junction saturation current 
collector-base diode current generator 
diode current generator 
emitter-base diode current generator 
Jr = ar X IC inverse-mode transistor active current gen- 
erator 
normal-mode transistor active current gen- 
erator 
J N  = a, X J E  
k Boltzmann constant = 1.38047 X 
W-s/"K 
Kii coupling coefficient between windings i 
and i of a transformer 
L inductance of inductor L 
Li 
M diode junction constant 
inductance of ith winding of a transformer 
M, collector junction constant 
M E  emitter junction constant 
Mii mutual inductance between windings i 
and j of a transformer 
MMF magnetomotive force 
n diode junction capacitance 
no collector junction capacitance 
nE emitter junction capacitance 
n-p-n negative carrier junction transistor 
p-n-p positive carrier junction transistor 
Q charge on a capacitor 
q charge on an electron = 1.6 X C 
R ,  equivalent base terminal series resistance 
of a transistor 
equivalent collector terminal series resis- 
tance of a transistor 
equivalent emitter terminal series resis- 
tance of a transistor 
R, 
RE 
Ri resistance of resistor Ri 
s 
T storage time constant 
T 
complex frequency in Laplace transform 
temperature of junction in O K  (appears 
only in q/kT)  
t time 
Ti designation of ith transistor 
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Nomenclature (contd) 
ti time at end of ith interval 
V ,  collector-base diode junction voltage, pos- 
itive for a forward-biased n-p-n transistor 
VCE voltage across total emitter capacitance 
CE; appears only in 
+ 4 x 104 ( J E  6.4 (0.8 + VCE)0’38 CE = + 9.7 x 1 0 - 6 )  
V D  diode diffusion capacitance offset voltage 
VoC collector diffusion capacitance off set volt- 
age 
VDE emitter diffusion capacitance off set voltage 
V E  emitter-base diode junction voltage, posi- 
tive for a forward-biased p-n-p transistor 
Vi voltage at ith node of a circuit 
Bibliography 
Vi j 
VJ E 
X 
UI 
Q N  
7 
voltage at node i relative to voltage at 
node i 
voltage drop across a junction 
diode junction voltage, positive for a 
forward-biased junction 
voltage across emitter junction current 
generator 
integration dummy variable 
value of current-dependent current gen- 
erator of transistor, inverse mode 
value of current-dependent current gen- 
erator of transistor, normal mode 
high-frequency value of a N  
low-frequency value of uN 
used to indicate an incremental change of 
variable that it supersedes 
majority carrier lifetime 
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